AbstrachA new approach for real time digital feedback control of PWM inverter is proposed, in which a deadbeat control combined with the multirate sampling method is realized using FGPA based hardware controller.
I. Introduction
It was reported that the real time digital feedback control of the PWM inverter had very good transient response for various loads. For example, deadbeat control method [I]- [3] , repetitive compensation method [4] - [6] and deadbeat control with disturbance observer [7] had been proposed. In these control method, carrier and sampling frequency of the inverter are coincident, so it is guaranteed that the state variables matches to the reference at the sampling instant, but the state variables between the sampling period is not considered. In these control method, in the case that the capacity of LC filter is designed relatively small for the miniaturization of the inverter, the carrier ripple of the output voltage becomes large, but deadbeat control forces the output voltage matches to the reference at the sampling point. As the result, the tracking error between the sampling instant becomes large, so the ripple of the output voltage becomes conspicuous [8], [9] .
The control method presented before ( [I]- [7] ) is so called output deadbeat control. Output deadbeat only control one state variable at the sampling instant, so the stability of the other state variables are not considered. In case of sampled data control, the method of which sampling frequency of all sampler and hold are unified, is called single rate control. On the other hand, sampled data control which employs different operating frequency for sampler and hold is so called multirate control [IO] , [Ill. Authors proposed a control method which controls all state variables using more than one sampling period based on the multirate control method [8], [9] , [12] .
Generally, DSP is used to implement digital control for PWM inverter, where the controller constructed with DSP, peripheral IC such as memory, AD converter, logic circuit for gate pattem generation and so on. In such system, the control signal flow is as follows. AD converter samples state variables via voltage and current sensors, DSP calculates control law using converted data and transfer the calculation result to the gate pulse pattem generation circuit.
In case that the control system is constructed based on DSP for the discrete system model, single rate control is generally used, and because of the limitation of AD conversion time and transaction time of DSP, it was difficult to use the sampling point data for the control output of the same sampling period. So the state observer is adopted to observe the next sampling data using pre-sampled data, then using the observed data, control law is constructed. Proposed method presented before in [I]- [9] , [I21 are based on such techniques.
In this paper, a new approach of the real time digital feedback control method for PWM inverter is proposed, which compensate both of the output voltage and the voltage derivation of the sampling instant based on multirate deadbeat control using FPGA based hardware controller.
If the control system is implemented using FPGA based hardware controller, the controller can be constructed using one FPGA chip, gate drive circuit and AD converter only. Interface circuit for the AD converter, control calculation circuit and PWM pulse pattem generation circuit can be combined into one FPGA chip, an equivalent capability compared with the DSP controller can be easily realized. In addition, the calculation circuit of FPGA is implemented as the hardware, so all the calculation can be operated in parallel. If some multiply calculation is necessaly in the control law, using the same number of multiplier, all the calculation can be finished with less clock cycles. Waiting time for the AD conversion is account for large amount of total calculation time of FPGA. In the proposed control method, the calculation time for the deadbeat control takes only 4 clock cycle of FPGA. Improvement of such calculation capability of the control system makes it possible to realize the digital control system with negligible sampling delay and calculation time delay. Adopting the FPGA based hardware control system, the calculation time for the proposed control method becomes 2.6 p S which includes the conversion time for AD converter. As the result, real time digital feedback control system is realized without any sampling compensation technique. The characteristics of the proposed control method were verified through simulations and experiments.
... respectively, the pulse width for the next two carrier period becomes as follows.
11. Multirate Deadbeat Control (3) . . 
Simulations
In this section, to evaluate the proposed control method, the simulations for three kinds of load conditions are carried out based on (3) and (4); 1) rated resistive load R, and 2) no load, and 3) nonlinear load such as capacitor input rectifier load. 1) Rated resistive load R = 9.l[ohm]
2) No load 3) Nonlinear load (Capacitor input rectifier load) The detailed conditions, which is used for the simulations are shown in Table I . Fig.4 shows the inverter output voltage Vo, the load current Io for the rated resistive load. Fig.5 shows the inverter output voltage Vo in the case of the no load. Fig.6 shows the inverter output voltage Vo, the load current IO for the nonlinear load. The output characteristics for various load conditions are summarized in Table 11 .
To evaluate the characteristics of the proposed control method, simulations for the singlerate deadbeat control method were carried out for the same circuit parameters. Also assuming that the controller is constructed using FPGA, so the sampling data at k's instant is used for the pulse width calculation for the k's sampling interval. In the proposed multirate control, the carrier frequency of the PWM inverter is 7.2kH.z and the sampling frequency of the controller is 3.6kHr. So the simulation condition to compare with the singlerate control should be considered.
In TableII 
IV. FPGA based Control Hardware
The progress of the microprocessor makes it possible to realize the almost ideal real time feedback control system with few compensate time for the calculation of the control law. In this section, to verify the ability of the FF' GA based control system, which enables to implement the complex calculation While the conversion time of the AD converter, FGPA waits for the conversion data. When the conversion is finished, then AD interface unit read both of the AD data and calculates (3) and (4) to derive the pulse width for this sampling instant. Clock frequency for the control calculation block is SMHz, so the total calculation time becomes about 2.6pS. The dead time which is necessary for the IGBT semiconductor is around 3pS, so 2 . 6~s for this calculation is almost negligible. As the result, the timing Chart of the proposed control method shown in Fig.3 can be realized. HDL circuit for the timing chart of Fig.9 are Also the proposed control method adopts the multirate control, so only the first pulse is affected by this 2 . 6~s calculation time, but the second pulse is not affected with any hardware limitations.
To verify the consistency of the FPGA control circuit, following procedures were adopted. 1) Each function of the con- T~ compile the HDL code, the wiring image of the transistor gate array for the FPGA core is generated by custom s o h a r e , which is supplied by the IC developers. constructing the HDL SOwCe code appropriately, not only the calculations of the control law but also the AD converter interface, reference variable generation, and triangle waveform compensation circuit for the pulse generation to control the gate signal of the inverter can be combined in one FGPA chip. In this case, all control gains and tuning parameters also includes in VHDL source code, so to change these parameters, VHDL source code should be modified and compiled to download to the FPGA chip.
Fig3 shows the proposed FPGA system in which MEBZOO-A100, MUZOO-WORK are adopted [IS] . The size of each block indicates the ratio of the circuit scale against the total size of the FPGA, which is lOOk transistor gates. Calculation results of the pulse width u1 and u2 are verified for all sampling period, and also the generated gate pattern is confirmed. Fig.10 shows the simulated data of P G A circuit for the verification of the control law with simulated
,,f(ktl) are indicated for each sampling period. Fig. 1 1 shows the simulated data of the gate pulse for one cycle of the output voltage. Gate pattern for single phase PWM inverter is indicated. From these results, the implementation of the proposed control circuit to FPGA core was confirmed.
V. Experiments
Fig .12 shows the experimental equipments of the proposed method. The picture (a) shows the inverter unit and the picture (b) shows the FPGA hardware controller with AD converter unit, clock supply unit and DA unit to monitor the internal data of the FPGA core. Experiments were carried out with the same parameters of Table I . Fig.13 shows the inverter output voltage VO, the load current Io for the rated resistive load. Table 111 . Fig.16 shows the enlargement waveforms of the inverter output voltage V, , the filter capacitor current I,, the reference voltage Kef and the calculated pulse width u1, u2.
V,,f, zll and u2 were generated by lObit DA converter unit which is connected to the FPGA unit. u1 and u2 are indicated for each carrier period altematively using the same channel of the DA converter. From the value of V,.! , the value of IGef for the same instant can be obtained. Using these values of V,.f(k + l), Iq,f(k + l), u1 and u2, and measured values of Vo(k) and Ic(k), calculate (3) and (4) to confirm that the derived u1 and u2 consist with the value which were derived from the waveforms of Fig.16 for the same instant.
For example, at sampling point A of Fig.16 , reading value of each variables are summarized in Table IV . ul,(k) and uzc(k)
were calculated using reading value of K , f ( k + l), Vo(k), Ic(k) and I~~f ( k + 1). u1p(k) and u~~( k )
were the output data of the DA converter which correspond to the internal data of FPGA. It is obvious that ul,(k) and uzC(k) almost consist with u l~( k ) and u z~( k ) , which includes tolerable reading error. Also V&(k) is coincident with Vo(k). So it is verified that the calculation of the control law is precisely hished within 2.6ps, and the calculation result of u1 and u2 are reflected immediately to the gate pulse pattem, then Vo(k) reaches Vv:,f(k) at the k's sampling instant. The ability of FPGA based hardware controller was verified.
VI. Conclusion
A new approach of the real time digital feedback control method which is based on the multirate deadbeat control using FPGA based hardware controller is proposed. Multirate deadbeat controls not only the output voltage but also the derivative of the output voltage, which is effective for the suppression of the beat phenomena with small output LC filter components of the PWM inverter. IN FIG.16 Also the design concept of the FPGA based control hardware is described. Using the lOOk gates class FPGA core, the calculation circuits of the proposed control method, AD converter interface, reference generation circuits and the pulse generation circuits can be implemented in one FPGA chip. As the result, total calculation time becomes 2.6pS, which is negligible compared with the dead time of IGBT switch. So the proposed system can be realized without any sampling compensation technique. Through simulations and experiments, the ability of multirate deadbeat control for PWM inverter using FPGA based hardware controller was verified. Experimental result shows the ability of the FPGA based hardware controller, the inverter output voltage is coincident with the reference voltage in one sampling period without any compensation.
The cost of FPGA system rapidly decreases year by year, so in the near future, FPGA based hardware controller will be widely used for various applications. Authors believe that the proposed digital control approach will be helpful for this future technology.
